• #7

Substitute for Form PTO-1449	Complete if known		
	Application Number	09/691,406	
INFORMATION DISCLOSURE	Filing Date	October 17, 2000 Christopher Hoover	
STATEMENT BY APPLICANT	First Named Inventor		
OIPE	Group Art Unit	Not yet assigned	
(use as value sheets as necessary)	Examiner Name	Not yet assigned	
Sheet 1 3 of 1	Attorney Docket Number	21891.02500	
APR 1 0 2002			
J.S. PAT	TENT DOCUMENTS		

3	:	<u> </u>	U.	S. PATENT DOCUMENT	S]
Exactiver Initials	Cite PADEM	U.S. Patent Doo	Kind Code ² (if known)	Name of Patentee or Applicant Of Cited Document	Date of Publication of Cited Document MM- DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	
\$	A1	5,963,447		Kohn et al.	10/05/1999	RECE	IVED
						APR 1	2002

Technology Center 2100

FOREIGN PATENT DOCUMENTS							ogy C	
	Cina		Foreign Patent Docu	ment	Name of Patentee	Date of Publication	Pages, Columns, Lines, Where Relevant	
Examiner Initials*	Cite No.¹	Office ³	Number ⁴	Kind Code ⁶ (if known)	or Applicant of Cited Document	of Cited Document MM-DD-YYYY	Passages or Relevant Figures Appear	T⁵
_		<u> </u>						

OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS				
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	Τ°	
\$	C1	Rogers, P. et al. (1997) "A Simulation Testbed for Comparing the Performance of Alternative Control Architectures," <i>Proceedings of the 1997 Winter Simulatin Conference</i> , pp. 880-887		
€	C2/	Oreizy, P. et al. (1999) "An Architecture-Based Approach to Self-Adaptive Software," <i>IEEE Intelligent Systems</i> , 14 (3):54-62		
\$	C3	Clarke, P. (1999) "Cadence Virtual Component Codesign Tools Set for January Release," <i>Electronic Engineering Times</i> , 1087 :80		
€	C4	Santarini, M. (2000) "Cadence Rolls System-Level Design to Fore," <i>Electronic Engineering Times</i> , 1095 :pp. 1, 22, 24 and 130		

Examiner Signature	Date Considered	2005/11/2008

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation is not in conformance and not considered. Include copy of this form with next communication to applicant.

^{&#}x27;Unique citation designation number. ²See attached Kinds of U.S. Patent Documents. ²Enter Office that issued the document, by the two-letter code (WIPO Standard ST. 3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶Applicant is to place a check mark here if English language translation is attached.

#8

PTO/SB/08b(05-03)

Approved for use through 04/30/2003. OMB 0651-0031 U.S. Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number Substitute for form 1449A/PTO

Complete if Known

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Cadence Design Systems, Inc.

Complete if Known

Application Number 09/691,406

Filing Date October 17, 2000

First Named Inventor Christopher Hoover

Group Art Unit 2123

Examiner Name Not assigned

Attorney Docket Number 21891,02500

(use as many sheets as necessary)

Sheet 1 of 1

OTHER PRIOR ART -- NON PATENT LITERATURE DOCUMENTS Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of T ² Cite Examiner the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue No.1 Initials number(s), publisher, city and/or country where published. CASSAGNOL, BOB; et al., "Codesigning a Complex System on a Chip with Behavioral Modesl," November 1998, AA http://2www.isdmag.com/Editorial/1998/coverstory9811.html, 3/18/00. Cadence website, Cadence Press Release, "Addressing the Systems-in-Silicon Verification Challenge," RECEIVED ΑB http://www.cadence.com/press_box/na/pr/1995/inca.html, 3/18/00 Cadence website, "System-Level design," http://www.cadence.com/technology/hwsw/vcc/html, 3/18/00 AUG 1 \$ 2003 AC Cadence website, "System-Level design," http://www.cadence.com/technology/hwsw/, 3/18/00 Technology Center 2100 ΑD Cadence website, "Digital Block Implementation," http://www.cadence.com/technology/digital/, 3/18/00 ΑF Cadence website, "Functional Design and Verification," http://www.cadence.com/technology/funct/, 3/18/00 AF Cadence website, "Custom Block Implementation," http://www.cadence.com/technology/custom/, 3/18/00 AG Cadence webstie, "Physical Verification, Extraction and Analysis," http://www.cadence.com/technology/phys/, ΑН Cadence website, "Chip Planning and Assembly," http://www.cadence.com/technology/chip/, 3/18/00 ΑI

Examiner Signature	Date Considered	03/31/2006
-----------------------	--------------------	------------

Cadence webstie, "PCB Design and IC Packaging," http://www.cadence.com/technology/pcb, 3/18/00

WILSON, LES and CRITTEN, JEFF, "White Paper: DSP SOC Design Methodology for Digital Camera," 2000,

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 120 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.